Hello there! This is Enming and I am interested in FPGA and digital VLSI subjects.
-
Iowa State University
- Ames, Iowa
-
21:10
(UTC -12:00) - in/enming-wang
Pinned Loading
-
PS_PL_accelerator
PS_PL_accelerator PublicThis is an MAC that utilizes AXI full and AXI lite MMIO to display calculations on PUTTY through UART
C
-
65_percent_keyboard
65_percent_keyboard PublicThis would be my first attempt to make a 65% keyboard pcb and hopefully the shell
C
-
-
2026-Summer-LabVIEW-training-projects
2026-Summer-LabVIEW-training-projects PublicFPGA development projects using a modified LabVIEW-to-FPGA workflow, covering UART, Gigabit Ethernet, DDR3, PCIe/DMA, VHDL integration, simulation, and Artix-7 deployment.
LabVIEW
-
2026-Summer-LabVIEW-translated-to-VHDL-projects
2026-Summer-LabVIEW-translated-to-VHDL-projects PublicVHDL
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.