Current-Starved Ring Oscillator PUF in 90nm CMOS — analog design in Cadence Virtuoso with behavioral verification in Vivado. Samsung Chip Design Studio project.
-
Updated
Jul 5, 2026 - Verilog
Current-Starved Ring Oscillator PUF in 90nm CMOS — analog design in Cadence Virtuoso with behavioral verification in Vivado. Samsung Chip Design Studio project.
Add a description, image, and links to the current-starved topic page so that developers can more easily learn about it.
To associate your repository with the current-starved topic, visit your repo's landing page and select "manage topics."