apb4

Here are 7 public repositories matching this topic...

Configurable APB4 peripheral designed and verified using SystemVerilog, with functional verification, protocol assertions, and Yosys synthesis.

PL-based UART IP core interfaced with the PS in Zynq 7000 SoC

fifo apb4

Design Verification Engineer portfolio: SystemVerilog, UVM, SVA, APB4, AXI4-Lite, coverage, RISC-V and FPGA.

fpga systemverilog uvm risc-v sva axi4 design-verification rtl-verification apb4 verification-engineer

Public portfolio of APB4 and AXI4 verification methodology using SystemVerilog, UVM, SVA and coverage.

coverage systemverilog uvm constrained-random sva axi4 design-verification rtl-verification apb4

Runnable APB4 master/slave RTL verification lab with UVM regressions, scoreboards, coverage, SVA and QuestaSim scripts.

coverage regression systemverilog questasim uvm amba sva design-verification rtl-verification apb4

Reusable SystemVerilog Assertions and self-checking simulation examples for APB4 protocol verification.

AMBA APB4 peripheral framework with reusable protocol logic, register bank, GPIO/Timer examples, and UVM verification.

rtl systemverilog uvm amba-apb apb4

To associate your repository with the apb4 topic, visit your repo's landing page and select "manage topics."