Popular repositories Loading

1. dns-simulator dns-simulator Public

   Python-based simulation of recursive and iterative DNS resolution with TTL-based caching and latency modelling.

   Python

2. dma-controller-asic dma-controller-asic Public

   SystemVerilog DMA controller with RTL verification and ASIC synthesis flow using open-source VLSI tools.

   Verilog

3. apb4-peripheral apb4-peripheral Public

   Configurable APB4 peripheral designed and verified using SystemVerilog, with functional verification, protocol assertions, and Yosys synthesis.

   Verilog