Convert ethernet/RoCEv2 to pure VHDL, removing all generated Verilog and the 36 CRC table files - #1468

Convert ethernet/RoCEv2 to pure VHDL, removing all generated Verilog and the 36 CRC table files#1468

ruck314 wants to merge 15 commits into

pre-releaseslaclab/surf:pre-releasefrom

roce-vhdl-refactorslaclab/surf:roce-vhdl-refactorCopy head branch name to clipboard