Designed and verified a Scan-Enabled 16-Operation 4-Bit ALU using Verilog HDL. Implemented a 4-stage scan chain using scan flip-flops and developed a self-checking testbench to verify all ALU operations and scan-shift functionality in Vivado.