This repo contains the verification basics of System verilog and UVM
-
Updated
Sep 3, 2025 - SystemVerilog
This repo contains the verification basics of System verilog and UVM
UART Transmitter using Verilog HDL with FSM-based design and functional verification.
A synthesizable Verilog RTL implementation of a priority-driven Smart Home Automation Controller core featuring sensor automation, manual override, and a high-priority emergency hardware load-trip mechanism. Verified via testbench simulation.
A simple UART Transmitter built in Verilog using FSM and tested with Icarus Verilog + GTKWave.
To associate your repository with the edaplayground topic, visit your repo's landing page and select "manage topics."