Skip to content

Fix highlighting of parameterized module instantiations (0.14.2)#281

Merged
joecrop merged 1 commit into
eirikpre:masterfrom
joecrop:fix/0.14.2-param-instantiation-highlighting
Jun 3, 2026
Merged

Fix highlighting of parameterized module instantiations (0.14.2)#281
joecrop merged 1 commit into
eirikpre:masterfrom
joecrop:fix/0.14.2-param-instantiation-highlighting

Conversation

@joecrop

@joecrop joecrop commented Jun 3, 2026

Copy link
Copy Markdown
Collaborator

A class-instance-parameters rule (added during the syntax-highlighting overhaul) was included before module-parameters in the top-level patterns. Both rules' begin match Name #( at the same position, so the earlier one won for module instantiations too — applying class-flavored scopes without the #module-binding/#port-net-parameter includes. The result: for mod #(...) u_mod (...) the module name, instance name and port connections lost their proper highlighting (the parameterless form was unaffected).

Reorder so #module-parameters is matched before #class-instance-parameters, restoring the pre-overhaul behavior: module name -> entity.name.type.module, instance -> variable.other.module, ports -> support.function.port.

Bumps to 0.14.2 and adds verilog-examples/param_instantiation.sv.

A `class-instance-parameters` rule (added during the syntax-highlighting
overhaul) was included before `module-parameters` in the top-level patterns.
Both rules' `begin` match `Name #(` at the same position, so the earlier one
won for module instantiations too — applying class-flavored scopes without the
`#module-binding`/`#port-net-parameter` includes. The result: for
`mod #(...) u_mod (...)` the module name, instance name and port connections
lost their proper highlighting (the parameterless form was unaffected).

Reorder so `#module-parameters` is matched before `#class-instance-parameters`,
restoring the pre-overhaul behavior: module name -> entity.name.type.module,
instance -> variable.other.module, ports -> support.function.port.

Bumps to 0.14.2 and adds verilog-examples/param_instantiation.sv.

Co-Authored-By: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
@joecrop
joecrop merged commit 8cbd19d into eirikpre:master Jun 3, 2026
4 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant