Highlights
- Pro
Pinned Loading
-
30-Days-of-Fusion-360
30-Days-of-Fusion-360 PublicThis repository documents my 30-day journey of mastering Autodesk Fusion 360. Each day focuses on building practical skills through hands-on design challenges, progressively moving from basic sketc…
-
ESP32-S3_PCB_DESIGN
ESP32-S3_PCB_DESIGN PublicCustom ESP32-S3-MINI-1 breakout board designed in KiCad.
-
Electric_Vehicle_ADAS_STM32_Project
Electric_Vehicle_ADAS_STM32_Project PublicSTM32-based EV ADAS project using Blue Pill, ultrasonic sensors, ADC, UART and PICSimLab simulation. EV monitoring with Python dashboard – 14 days of development.
C 1
-
Verilog-to-RISC-V
Verilog-to-RISC-V PublicA hands-on journey from Verilog RTL and digital logic design to RISC-V processor architecture, pipelining, verification, and SoC design. Built through practical implementations, simulations, and ha…
Verilog 1
-
RISC-V-Verification-Ai_Agent-
RISC-V-Verification-Ai_Agent- PublicAI-powered RTL verification assistant for RISC-V processors, APB peripherals, and SystemVerilog verification planning.
SystemVerilog 1
-
FSM-Based-Parameterized-UART-Transceiver-Verilog-RTL-
FSM-Based-Parameterized-UART-Transceiver-Verilog-RTL- PublicDesigned and verified a synthesizable UART Controller in Verilog RTL featuring FSM-based transmitter and receiver modules. Implemented parameterized baud-rate timing, serial-to-parallel and paralle…
Verilog 1
If the problem persists, check the GitHub status page or contact support.