Computer Science student at Texas State University | Building backend systems, real-time applications, and practical AI tools with Python and TypeScript.
-
06:56
(UTC -12:00) - https://www.instagram.com/amitmahato54322/?hl=en
- in/amit-mahato-ba6769282
Highlights
- Pro
Pinned Loading
-
-
buildingAnIntegerALU
buildingAnIntegerALU PublicDigital logic design project using Verilog for a Computer Architecture course. Implements 1-bit NOT, NAND, and NOR gates, along with a 4-bit arithmetic right shift circuit with sign-extension. Incl…
Verilog
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

