Skip to content

Added JTAG-to-memory-mapped bus (TL & AXI4) master bridge. - #120

Open
milovanovic wants to merge 2 commits into
ucb-bar:masterfrom
milovanovic:master
Open

Added JTAG-to-memory-mapped bus (TL & AXI4) master bridge.#120
milovanovic wants to merge 2 commits into
ucb-bar:masterfrom
milovanovic:master

Jtag2mm address bus width changed to 8*beatBytes

038763d
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs