Skip to content
#

single-port

Here are 8 public repositories matching this topic...

This project implements a single-port RAM using Verilog. The design simulates a memory module with a single read/write port, supporting basic memory operations like data storage and retrieval. It includes testbenches for functional verification and timing analysis to ensure reliable operation.

  • Updated Aug 24, 2024
  • Verilog

Add this topic to your repo

To associate your repository with the single-port topic, visit your repo's landing page and select "manage topics."

Learn more