A complete RV32I single-cycle processor implemented in Verilog. This is a straightforward, educational implementation where all five pipeline stages (fetch, decode, execute, memory, writeback) happen in one clock cycle.
microprocessor risc-v vlsi-design rtl-design single-cycle-processor risc-v-processor single-cycle-core-riscv-processor
-
Updated
Mar 10, 2026 - Verilog