This repository contains the 5 stage pipelined CPU implemented on the RISC-V ISA and Chisel hardware construction language (HDL)
-
Updated
Jan 19, 2022 - Scala
#
open-mpw
Here are 2 public repositories matching this topic...
PLL x8 clock multiplier IP integrated onto the Efabless Caravel SoC
-
Updated
Dec 8, 2020 - Verilog
Add this topic to your repo
To associate your repository with the open-mpw topic, visit your repo's landing page and select "manage topics."