nextpnr-ice40

Here are 8 public repositories matching this topic...

vmunoz82 / eda_tools

A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.

dockerfile eda z3 yosys verilator gowin boolector nmigen symbiyosys yices2 nextpnr-ice40 nextpnr-ecp5 amaranth silice openfpgaloader

Updated Jun 14, 2023
Dockerfile

sifferman / fusesoc_template

Star

Example of how to get started with olofk/fusesoc.

vivado icestorm icarus-verilog yosys fusesoc tinyfpga-bx nexys-a7 nextpnr-ice40

Updated Jul 25, 2021
Python

Archfx / ice40lib

Star

Peripheral library 📚 for open source FPGAs based on iCE40. (Configured for ICESugar-Nano)

fpga ice40 st7735 nextpnr nextpnr-ice40 icesugar-nano

Updated Apr 25, 2024
Verilog

zhangym0115 / Vflux

Star

A lightweight graphical FPGA development workflow tool built around OSS CAD Suite.

fpga desktop-application icestorm yosys ice40 fpga-development verilog-project nextpnr nextpnr-ice40 nextpnr-ecp5 icesugar oss-cad-suite

Updated May 8, 2026
JavaScript

pat-pgt / MultiFrequenciesDetector

Star

Time domain to logarithmic frequency domain converter, as the polyphase FFT do for the linear.

hardware signal-processing vhdl ghdl yosys hardware-description-language cordic-algorithm filtering-algorithm nextpnr-ice40

Updated Sep 8, 2026
VHDL

alpblkba / hardware-security

Star

FPGA-based hardware security labs and experiments, Lattice iCE40HX8K, UART tooling, Verilog, Yosys, and nextpnr.

aes-128 verilog aes-encryption yosys side-channel hardware-security sram-puf differential-fault-analysis lattice-fpga nextpnr-ice40 differential-fault-attack hardware-security-fpga-puf

Updated Aug 10, 2026
Python

alhusseingamal / aes-128

Star

modular AES-128 hardware accelerator implemented in Verilog for the Lattice iCE40 FPGA. The project includes synthesis and implementation using the OSS CAD Suite (Yosys + nextpnr), comprehensive Cocotb verification, UART-based FPGA communication, and timing/resource analysis.

uart aes-encryption hdl yosys cocotb lattice-fpga nextpnr-ice40

Updated Jul 1, 2026
Verilog

winfieldmassspectroscopic818 / Vflux

Star

Visualize and manage your OSS CAD Suite FPGA design workflow through a simple graphical interface.

fpga desktop-application isotope icestorm yosys ice40 fpga-development verilog-project react-snap nextpnr nextpnr-ice40 nextpnr-ecp5 icesugar oss-cad-suite

Updated Sep 10, 2026
JavaScript

Add this topic to your repo

To associate your repository with the nextpnr-ice40 topic, visit your repo's landing page and select "manage topics."

Learn more