An IDE for full RTL to GDSII ASIC design flow, Easier for beginners, Faster for experts, Built for the Open Hardware movement
ide yosys iverilog netgen lvs drc asic-verification openroad asic-design rtl-design openlane rtl-to-gdsii magicvlsi
-
Updated
Aug 18, 2026 - C++