ic-design
Here are 79 public repositories matching this topic...
Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
-
Updated
Sep 9, 2024 - Verilog
gm/Id design toolkit: lookup tables, design charts, and automated multicorner sizing of analog circuits
-
Updated
Sep 22, 2026 - Python
12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Works with or without EDA.
-
Updated
Jul 2, 2026 - Python
This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.
-
Updated
Aug 12, 2017 - Verilog
ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.
-
Updated
Jul 3, 2026 - SystemVerilog
Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm
-
Updated
Sep 8, 2026 - Python
SAR ADC design knowledge base for agentic IC design: architecture, CDAC, comparator, bootstrap, async logic, integration, and Spectre verification. Includes taped-out 11-bit reference.
-
Updated
Apr 5, 2026
Browser-native, GPU-accelerated editor for very large hierarchical 2D IC-layout scenes, written in Rust (native and WebAssembly).
-
Updated
Aug 23, 2026 - Rust
Design & Implementation of Multi Clock Domain System using Verilog HDL
-
Updated
Oct 4, 2023 - Verilog
Blockdiagramm is a graphical block design tool for IC design
-
Updated
Apr 22, 2023 - C#
This repository has code for a Python program that synthesizes an optical filter
-
Updated
Mar 23, 2020 - Python
Generate folded-cascode opamp parameters with interactive CLI.
-
Updated
May 8, 2021 - JavaScript
NCTU 2022 Spring Integrated Circuit Design Laboratory
-
Updated
Aug 14, 2023 - Verilog
Add this topic to your repo
To associate your repository with the ic-design topic, visit your repo's landing page and select "manage topics."