AMBA AHB Protocol implementation in Verilog with Single Master and Four Slaves including Decoder, Multiplexer, FSM based Master, Memory Mapped Slaves and Testbench Verification.
-
Updated
Jun 5, 2026 - Verilog
#
amba-ahb
Here are 2 public repositories matching this topic...
Functional Verification, ASIC Synthesis and Formal Verification of an AMBA Memory Interface Bridge integrated with the LEON3 Processor and GRETH Ethernet MAC.
asic software-testing formal-verification leda amba-apb design-compiler amba-ahb standalone-testing bridge-module
-
Updated
Jun 28, 2026 - C
Improve this page
Add a description, image, and links to the amba-ahb topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the amba-ahb topic, visit your repo's landing page and select "manage topics."