svtbx A lightweight, simulator-agnostic SystemVerilog testbench framework for structured testing without UVM.