Skip to content

fix(hw): select AD9081 122.88 MHz VCXO DT #121

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
tfcollins merged 1 commit into from
Aug 9, 2026
Merged

fix(hw): select AD9081 122.88 MHz VCXO DT #121

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 6 additions & 4 deletions examples/lg_ad9081_zcu102_exporter.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -44,7 +44,9 @@ tlab:
release_version: "2023_R2_P1"
cache_path: "/tmp/kuiper_cache"
kernel_path: "release:zynqmp-common/Image"
# m8_l4 leaves PLL2 unlocked on the lab's AD9081-FMCB-EBZ; m4_l8
# is hardware-verified to register both RX and TX converter devices.
BOOTBIN_path: "release:zynqmp-zcu102-rev10-ad9081/m4_l8/BOOT.BIN"
device_tree_path: "release:zynqmp-zcu102-rev10-ad9081/m4_l8/system.dtb"
# The lab's AD9081-FMCB-EBZ has a 122.88 MHz VCXO. Pair the m8_l4
# bitstream with Kuiper's dedicated DT override, whose HMC7044 node sets
# adi,vcxo-frequency=122880000. The ordinary m8_l4 and m4_l8 DTBs set
# 100 MHz and must not be used with this board.
BOOTBIN_path: "release:zynqmp-zcu102-rev10-ad9081/m8_l4/BOOT.BIN"
device_tree_path: "release:zynqmp-zcu102-rev10-ad9081/m8_l4/m8_l4_vcxo122p88/system.dtb"
12 changes: 7 additions & 5 deletions examples/lg_ad9081_zcu102_mini2_exporter.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -7,7 +7,7 @@
## carrier=zcu102 \
## daughter-board=ad9081 \
## boot-strategy=BootFPGASoC \
## hdl-config=m4_l8
## hdl-config=m8_l4_vcxo122p88
##
## See docs/source/user-guide/hw-ci-v2.md (place-tag-schema section)
## for the full schema. Without those tags, the v2 discovery step
Expand Down Expand Up @@ -59,7 +59,9 @@ tlab:
release_version: "2023_R2_P1"
cache_path: "/tmp/kuiper_cache"
kernel_path: "release:zynqmp-common/Image"
# m8_l4 leaves PLL2 unlocked on the lab's AD9081-FMCB-EBZ; m4_l8
# is hardware-verified to register both RX and TX converter devices.
BOOTBIN_path: "release:zynqmp-zcu102-rev10-ad9081/m4_l8/BOOT.BIN"
device_tree_path: "release:zynqmp-zcu102-rev10-ad9081/m4_l8/system.dtb"
# The lab's AD9081-FMCB-EBZ has a 122.88 MHz VCXO. Pair the m8_l4
# bitstream with Kuiper's dedicated DT override, whose HMC7044 node sets
# adi,vcxo-frequency=122880000. The ordinary m8_l4 and m4_l8 DTBs set
# 100 MHz and must not be used with this board.
BOOTBIN_path: "release:zynqmp-zcu102-rev10-ad9081/m8_l4/BOOT.BIN"
device_tree_path: "release:zynqmp-zcu102-rev10-ad9081/m8_l4/m8_l4_vcxo122p88/system.dtb"
7 changes: 4 additions & 3 deletions tests/test_ad9081_exporter_profile.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10,10 +10,11 @@


@pytest.mark.parametrize("config_path", EXAMPLES)
def test_zcu102_ad9081_uses_hardware_verified_m4_l8_profile(config_path):
def test_zcu102_ad9081_uses_122p88_mhz_vcxo_profile(config_path):
document = yaml.safe_load(config_path.read_text())
resources = next(iter(document.values()))
release = resources["KuiperRelease"]

assert release["BOOTBIN_path"].endswith("/m4_l8/BOOT.BIN")
assert release["device_tree_path"].endswith("/m4_l8/system.dtb")
assert release["BOOTBIN_path"].endswith("/m8_l4/BOOT.BIN")
assert release["device_tree_path"].endswith("/m8_l4/m8_l4_vcxo122p88/system.dtb")
assert "/m4_l8/" not in release["device_tree_path"]
Loading