A UART Controller to send and receive data from FPGA, using the onbard USB-UART bridge. The constraint file is suiltable for NEXYS4 DDR FPGA.
