Group project implemeting low-area AES on FPGA
Designing a low-area implementation of the AES in VHDL.
