Skip to content

feat: add in-memory LRU+TTL cache for validation results - #1933

Open
nissessenap wants to merge 5 commits into
sigstore:mainfrom
nissessenap:cache_impl
Open

feat: add in-memory LRU+TTL cache for validation results#1933
nissessenap wants to merge 5 commits into
sigstore:mainfrom
nissessenap:cache_impl

feat: add cache hit/miss debug logging and e2e test resources

85c8ec6
Select commit
Loading
Failed to load commit list.
DCO / DCO succeeded Feb 16, 2026 in 0s

DCO

All commits are signed off!

View more details on DCO