About

Very basic implementation of a countdown clock, written for the Basys 3 FPGA trainer board.

Uses the 4 7-segment displays available to start counting down from 9999 to 0 and then back to 9999 again.

Setup

Pre-requisites

• Vivado Design Suite

Instructions

• Import source and constraints file
• Run Synthesis
• Run Implementation
• Generate bitstream