Search results

SEG fault (signal 11) in nvc during verilog compile

Status: Open.

#1583 In nickg/nvc;

· jirgais opened on Jun 16, 2026

Invalid characters for std_logic_vector in fst file.

wave

Status: Open.

#1582 In nickg/nvc;

· m-kru opened on Jun 16, 2026

Getting the vhpiFullNameP VHPI string crashes

Status: Open.

#1579 In nickg/nvc;

· dalex78 opened on Jun 13, 2026

EXCEPTION_STACK_OVERFLOW caused by recursive calls to _nvc_random_get_next

Status: Open.

#1575 In nickg/nvc;

· oscargus opened on Jun 11, 2026

fatal: (init): WORK.TEST.I_TEST_1_1 and WORK.TEST.I_TEST_1_0 have differing layout

Status: Open.

#1569 In nickg/nvc;

· avelure opened on Jun 9, 2026

Coverage inconsistency: generic-gated statement reported as both covered and not covered across two instances of the same entity

Status: Open.

#1567 In nickg/nvc;

· tasgomes opened on Jun 8, 2026

FSM Coverage not picked up when state is used inside of a record

Status: Open.

#1566 In nickg/nvc;

· LukiLeu opened on Jun 8, 2026

[BUG] When you split a signal in an instantiation it returns the same value without the split.

Status: Open.

#1565 In nickg/nvc;

· DRubioG opened on Jun 3, 2026

Remove open port signals

Status: Open.

#1564 In nickg/nvc;

· DRubioG opened on Jun 3, 2026

Strange behavior and seemingly false waveform draws

Status: Open.

#1556 In nickg/nvc;

· milk-at-home opened on May 29, 2026

Information asking: Keeps the uppercase of the simulation objects

question

wave

Status: Open.

#1554 In nickg/nvc;

· DRubioG opened on May 27, 2026

Add constants and generics in the output simulation file

Status: Open.

#1553 In nickg/nvc;

· DRubioG opened on May 27, 2026