GitHub - muhammadtalhasami/RTL_Practice: This repository contain basic verilog codes which include the implementation of DLD (digital logic desgin ) circuits. · GitHub

Name		Name	Last commit message	Last commit date
Latest commit History 4 Commits
OPEN_LANE		OPEN_LANE
binary_gray		binary_gray
controller		controller
counter		counter
counter_load		counter_load
counter_odd		counter_odd
countergen		countergen
dff_ram		dff_ram
dflipflop		dflipflop
edge_detector		edge_detector
fulladder		fulladder
halfadder		halfadder
lfsr		lfsr
mem_bit		mem_bit
mem_byte		mem_byte
one_hot		one_hot
seq_controller		seq_controller
shiftleftregister		shiftleftregister
shiftrightregister		shiftrightregister
transmitter		transmitter

About

This repository contain basic verilog codes which include the implementation of DLD (digital logic desgin ) circuits.

100daysofrtl hardware-coding muhammadtalhasami-github-rtl testbench verilog verilog-practice vhdl

2 stars

1 watching

Report repository

Releases

Packages

Contributors

Languages