Skip to content

msjtw/riscv_em

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

97 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

digital_design

riscv_em

RISC-V core emulator written in rust.

Features:

  • ima extensions
  • machine, supervisor and user modes
  • physical memory protection
  • virtual memory
  • ns16550a uart
  • minimal plic
  • virtio-blk device

What is missing:

  • c extension (no compressed instructions)

To run it you need to build a buildroot image and link it into a single binary with OpenSBI (FW_PAYLOAD). Or you can use the image from image/Image.

cd riscv_em
cargo build -r
./target/release/riscv_em -b ../image/Image   

Because it usees termion for terminal interaction it won't run on windows.

instr

It's the decoding function extracted from the main emulator.

About

No description, website, or topics provided.

Resources

License

Stars

7 stars

Watchers

1 watching

Forks

Releases

No releases published

Packages

 
 
 

Contributors

Languages