GitHub - mnmhdanas/Universal-Shift-Register: Universal Shift Register is a register which can be configured to load and/or retrieve the data in any mode (either serial or parallel) by shifting it either towards right or towards left. In other words, a combined design of unidirectional (either right- or left-shift of data bits as in case of SISO, SIPO, PISO, PIPO) and bidirectional shift register along with parallel load provision is referred to as universal shift register.

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 24 Commits
universalshiftregister_waveform.jpg		universalshiftregister_waveform.jpg
univshift.v		univshift.v
univshifttb.v		univshifttb.v

About

Universal Shift Register is a register which can be configured to load and/or retrieve the data in any mode (either serial or parallel) by shifting it either towards right or towards left. In other words, a combined design of unidirectional (either right- or left-shift of data bits as in case of SISO, SIPO, PISO, PIPO) and bidirectional shift regi…

digital-electronics shift-register universal-shift-register verilog vlsi-design