Building secure, high-performance hardware from the ground up.
- FPGA engineer
- Interested in cryptography and hardware security
- Building hardware accelerators, Python models for hardware verification and FPGA workflows
- Working primarily with VHDL, Python and TCL
- NIST B-233 Elliptic Curve Cryptography Scalar Multiplication
- Modified Lopez-Dahab coordinates
- UART-connected FPGA accelerator in Artix-7
- NIST P-256 Elliptic Curve Cryptography Scalar Multiplication
- Constant-time Montgomery ladder
- AXI4-Lite wrapped FPGA accelerator in Kria K26
- Forward NTT, inverse NTT, and pointwise multiplication cores to accelerate polynomial arithmetic for NIST’s FIPS 203 (ML-KEM / CRYSTALS-Kyber) standard.
- Incomplete 7-layer NTT with bit-reversed twiddle addressing.
- Integrated a dedicated memory sequencer and custom Montgomery reduction multiplier.