riscv-processor

TODO:

1. Fix sram in simulation to make sure it works properly.
2. Make sure logic works on MAX10
3. Implement Linter and automatic formatter for Verilog
4. Design Cache
5. Refactor Verilog code to look neater.
6. Get SDRAM controller working