-
Tezpur University
- Assam, India
-
10:28
(UTC +05:30) - in/himanshurabha
-
Joined
Jun 6, 2026
Popular repositories Loading
-
ALU-8bit-Structural-VHDL
ALU-8bit-Structural-VHDL Public8-bit ALU designed using Structural VHDL with hierarchical modelling and simulation in Xilinx ISE.
VHDL
-
HimanshuRabha
HimanshuRabha Public# Hi, I'm Himanshu Rabha M.Tech Student in Electronic Design and Technology at Tezpur University. ## Interests - VLSI Design - RTL Design - Semiconductor Technology - Embedded Systems - Web Develop…
-
-
VLSI-Design-Roadmap
VLSI-Design-Roadmap PublicA structured VLSI Design and Verification learning roadmap featuring Verilog, SystemVerilog, AMBA protocols, UART, I2C, DMA, and RISC-V projects.
Verilog
-
ESP32-Smart-Temperature-Controller
ESP32-Smart-Temperature-Controller PublicESP32-based smart temperature controller with DS18B20 sensing, relay-driven heater control, Blynk IoT integration, and a real-time web dashboard.
C++
If the problem persists, check the GitHub status page or contact support.