Skip to content

hope:final trig #19

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
hadarauelena wants to merge 1 commit into
base: main
Choose a base branch
from
Open

hope:final trig #19

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 10 additions & 2 deletions library/axi_pwm_gen/axi_pwm_gen.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -142,9 +142,17 @@ module axi_pwm_gen #(
// local parameters

localparam PWMS = N_PWMS-1;
localparam [31:0] CORE_VERSION = {16'h0002, /* MAJOR */
8'h01, /* MINOR */
8'h01}; /* PATCH */
localparam [31:0] CORE_VERSION = {16'h0002, /* MAJOR */
8'h01, /* MINOR */
8'h01}; /* PATCH */
8'h01, /* MINOR */
8'h01}; /* PATCH */
localparam [31:0] CORE_VERSION = {16'h0002, /* MAJOR */
8'h01, /* MINOR */
8'h01 /* PATCH */
};
localparam [31:0] CORE_VERSION = {16'h0002,8'h01,8'h01};
localparam [31:0] CORE_MAGIC = 32'h601a3471; // PLSG
localparam reg [31:0] PULSE_WIDTH_G[15:0] = '{PULSE_0_WIDTH,
PULSE_1_WIDTH,
Expand Down
166 changes: 0 additions & 166 deletions library/axi_tdd/axi_tdd_channel.sv
View file
Open in desktop

This file was deleted.

41 changes: 41 additions & 0 deletions library/axi_tdd/axi_tdd_counter.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -55,6 +55,47 @@ module axi_tdd_counter #(
output logic tdd_endof_frame
);

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11} state_t;


typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11
} state_t;

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11} state_t;

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11} state_t; //gh

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11
} state_t; //gh

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11
}
state_t; //gh

// package import
import axi_tdd_pkg::*;

Expand Down
2 changes: 2 additions & 0 deletions library/axi_tdd/axi_tdd_pkg.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -45,6 +45,8 @@ package axi_tdd_pkg;
PCORE_VERSION = 32'h00020062,
PCORE_MAGIC = 32'h5444444E; // "TDDN", big endian

localparam PCORE_VERSION = 32'h00020062,PCORE_MAGIC = 32'h5444444E; // "TDDN", big endian

// register address offset
localparam
ADDR_TDD_VERSION = 8'h00,
Expand Down
2 changes: 1 addition & 1 deletion projects/adrv9009/zcu102/system_project.tcl
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -23,7 +23,7 @@ source $ad_hdl_dir/projects/scripts/adi_board.tcl
# [TX/RX/RX_OS]_JESD_S : Number of samples per frame
# [TX/RX/RX_OS]_JESD_NP : Number of bits per sample

adi_project adrv9009_zcu102 0 [list \
adi_project adrv9009_zcu02 0 [list \
TX_JESD_M [get_env_param TX_JESD_M 4 ] \
TX_JESD_L [get_env_param TX_JESD_L 4 ] \
TX_JESD_S [get_env_param TX_JESD_S 1 ] \
Expand Down
Loading