Skip to content

projects: trig fiexd check_guideline.py #12

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
hadarauelena wants to merge 2 commits into from
Closed

projects: trig fiexd check_guideline.py #12

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
63031cd
projects: trig fiexd check_guideline.py
hadarauelena Aug 8, 2025
e6dacef
test if the script runs on deleted files
hadarauelena Sep 9, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
14 changes: 11 additions & 3 deletions library/axi_pwm_gen/axi_pwm_gen.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -143,13 +143,21 @@ module axi_pwm_gen #(

localparam PWMS = N_PWMS-1;
localparam [31:0] CORE_VERSION = {16'h0002, /* MAJOR */
8'h01, /* MINOR */
8'h01, /* MINOR */
8'h01}; /* PATCH */
localparam [31:0] CORE_MAGIC = 32'h601a3471; // PLSG

localparam [31:0] CORE_VERSION = {16'h0002, /* MAJOR */
8'h01, /* MINOR */
8'h01 /* PATCH */
};

localparam [31:0] CORE_VERSION = {16'h0002,8'h01, 8'h01};

localparam [31:0] CORE_MAGIC = 32'h601a3471; // PLSG
localparam reg [31:0] PULSE_WIDTH_G[15:0] = '{PULSE_0_WIDTH,
PULSE_1_WIDTH,
PULSE_2_WIDTH,
PULSE_3_WIDTH,
PULSE_3_WIDTH,
PULSE_4_WIDTH,
PULSE_5_WIDTH,
PULSE_6_WIDTH,
Expand Down
293 changes: 0 additions & 293 deletions library/axi_tdd/axi_tdd.sv
View file
Open in desktop

This file was deleted.

28 changes: 28 additions & 0 deletions library/axi_tdd/axi_tdd_counter.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -55,6 +55,34 @@ module axi_tdd_counter #(
output logic tdd_endof_frame
);

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11} state_t; //jkh

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11,} state_t;

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11
} state_t; //gttt

typedef enum logic [1:0] {
IDLE = 2'b00,
ARMED = 2'b01,
WAITING = 2'b10,
RUNNING = 2'b11
}
state_t; //gttt


// package import
import axi_tdd_pkg::*;

Expand Down
8 changes: 3 additions & 5 deletions library/axi_tdd/axi_tdd_pkg.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -41,15 +41,13 @@ package axi_tdd_pkg;
WAITING = 2'b10,
RUNNING = 2'b11} state_t;

localparam
PCORE_VERSION = 32'h00020062,
PCORE_MAGIC = 32'h5444444E; // "TDDN", big endian
localparam PCORE_VERSION = 32'h00020062, PCORE_MAGIC = 32'h5444444E; // "TDDN", big endian

// register address offset
localparam
ADDR_TDD_VERSION = 8'h00,
ADDR_TDD_ID = 8'h01,
ADDR_TDD_SCRATCH = 8'h02,
ADDR_TDD_SCRATCH = 8'h02,
ADDR_TDD_IDENTIFICATION = 8'h03,
ADDR_TDD_INTERFACE = 8'h04,
ADDR_TDD_DEF_POLARITY = 8'h05,
Expand All @@ -70,7 +68,7 @@ package axi_tdd_pkg;
CH0 = 0,
CH1 = 1,
CH2 = 2,
CH3 = 3,
CH3 = 3,
CH4 = 4,
CH5 = 5,
CH6 = 6,
Expand Down
Loading