Skip to content

CI: de-duplicate, refactor - #6199

Open
JurajSadel wants to merge 1 commit into
mainfrom
ci-dedup
Open

CI: de-duplicate, refactor#6199
JurajSadel wants to merge 1 commit into
mainfrom
ci-dedup

Conversation

@JurajSadel

Copy link
Copy Markdown
Contributor

De-duplicate CI/HIL setup. Quite a lot going on here, mainly:

  • Chip list and toolchain pins live in .github/chips.json and setup-toolchains.
  • hil.yml is now a reusable workflow. ci.yml calls it instead of duplication.
  • Slash-command /hil paths share one dispatch job.
  • MSRV comes from esp-hal rust-version (no MSRV env in ci.yml).
  • Rust cache on docs/msrv/host-tests; skip save on merge_group.

I did initial testing in JurajSadel#48

closes #5275

@JurajSadel

Copy link
Copy Markdown
Contributor Author

/hil full

@github-actions

github-actions Bot commented Aug 25, 2026

Copy link
Copy Markdown

Triggered full HIL run for #6199.

Run: https://github.com/esp-rs/esp-hal/actions/runs/32847211676

Status update: HIL (full) run is still in progress or status unknown.

Comment thread .github/workflows/hil.yml
Comment on lines 104 to 115
ALL_CHIPS='[
{"soc":"esp32", "rust-target":"xtensa-esp32-none-elf", "runner":"esp32-jtag", "host":"aarch64"},
{"soc":"esp32s2", "rust-target":"xtensa-esp32s2-none-elf", "runner":"esp32s2-jtag", "host":"aarch64"},
{"soc":"esp32s3", "rust-target":"xtensa-esp32s3-none-elf", "runner":"esp32s3-usb", "host":"aarch64"},
{"soc":"esp32c2", "rust-target":"riscv32imc-unknown-none-elf", "runner":"esp32c2-jtag", "host":"aarch64"},
{"soc":"esp32c3", "rust-target":"riscv32imc-unknown-none-elf", "runner":"esp32c3-usb", "host":"aarch64"},
{"soc":"esp32c5", "rust-target":"riscv32imac-unknown-none-elf", "runner":"esp32c5-usb", "host":"aarch64"},
{"soc":"esp32c6", "rust-target":"riscv32imac-unknown-none-elf", "runner":"esp32c6-usb", "host":"aarch64"},
{"soc":"esp32c61","rust-target":"riscv32imac-unknown-none-elf", "runner":"esp32c61-usb", "host":"aarch64"},
{"soc":"esp32h2", "rust-target":"riscv32imac-unknown-none-elf", "runner":"esp32h2-usb", "host":"aarch64"},
{"soc":"esp32p4", "rust-target":"riscv32imafc-unknown-none-elf","runner":"esp32p4", "host":"aarch64"},
{"soc":"esp32s31","rust-target":"riscv32imafc-unknown-none-elf","runner":"esp32s31-jtag", "host":"aarch64"}

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can we merge this with chips.json?

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

+1 would be really good if we only had one place to configure the chips

there is also that "grouping" in ci.yml

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Reduce the amount of duplicate CI work

3 participants