Skip to content
View ehsankhan9's full-sized avatar

Block or report ehsankhan9

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. OpenLane_Skywater_PDK OpenLane_Skywater_PDK Public

    Makefile 2

  2. Xcelerium-IC-Design-Training Xcelerium-IC-Design-Training Public

    Forked from medsuet/Xcelerium-IC-Design-Training

    Repository for trainees work

    SystemVerilog

  3. DDV-Xcelerium DDV-Xcelerium Public

    Forked from meds-uet/DDV-Xcelerium

    C

  4. victim_cache victim_cache Public

    SystemVerilog

  5. UETRV-PCore UETRV-PCore Public

    Forked from ee-uet/UETRV-PCore

    Linux Capable 32-bit RISC-V based SoC in System Verilog

    VHDL