Skip to content
This repository was archived by the owner on Apr 30, 2026. It is now read-only.
BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

2 Commits
constrs_1/imports/constr
constrs_1/imports/constr
 
 
sim_1/new
sim_1/new
 
 
sources_1/new
sources_1/new
 
 
README.md
README.md
 
 

Repository files navigation

Just a simple UART implementation in Verilog. No guarentees about anything working, but the simulation seems to suggest reasonable behavior.

About

No description, website, or topics provided.

Resources

Readme
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

Packages

Contributors

Languages