Skip to content
View ansh07verma's full-sized avatar
  • Chennai, India

Achievements

Achievement: Pair ExtraordinaireAchievement: YOLO

Achievements

Achievement: Pair ExtraordinaireAchievement: YOLO

Block or report ansh07verma

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ansh07verma/README.md

Hi there, I'm Ansh 👋

I am a researcher and hardware/software developer studying at the Vellore Institute of Technology (Chennai) in the School of Electronics Engineering.

I specialize in the intersection of Hardware Engineering (FPGAs, Verilog, SoCs) and Machine Learning (Graph Neural Networks, Reinforcement Learning, CNN Accelerators).

🔭 Current Focus

  • Developing adaptive routing algorithms for optical interconnects using DRL & GNNs.
  • Designing high-performance CNN accelerators on SoC FPGAs for event-based vision.
  • Exploring hardware security, VLSI, and gate-level power prediction.

🛠️ Technologies

  • Hardware: Verilog, SystemVerilog, Xilinx Vivado, FPGA (Zynq UltraScale+), RISC-V, TM4C123G
  • Software/ML: Python, PyTorch, C/C++, SimPy
  • Other: React, Vite, MATLAB, Git

Feel free to explore my top repositories below to see my published research and projects!

📫 Contact: Reach out via my Portfolio or email me.

Pinned Loading

  1. V2X-5G V2X-5G Public

    Vehicle-to-Everything (V2X) communication framework and simulations using 5G networks.

    Python 1

  2. gate-level-power-gnn gate-level-power-gnn Public

    Gate-level power prediction using GraphSAGE-based GNN benchmarked against Random Forest on an incompressible topography dataset.

    Python

  3. fpga-mini-npu fpga-mini-npu Public

    Small-scale FPGA-based Neural Processing Unit (CNN Accelerator) with INT8 systolic array matrix multiplication in Verilog.

    Verilog 1

  4. grl-torus grl-torus Public

    Intelligent, fault-tolerant adaptive routing for 2D Torus optical interconnects using GraphSAGE and Dueling DQNs.

    Python