Skip to content

Actions: analogdevicesinc/msdk

Actions

Generate Register Files

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
Generate_Register_Files.yml
168 workflow runs
168 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
fix(Examples): Fix build warning in Coremark example Generate Register Files #1677: Issue comment #1588 (comment) created by ttmut
1s
1s
feat(CMSIS, Other): Add MAX32672 SBT support in Zephyr Generate Register Files #1676: Issue comment #1597 (comment) created by rwiebe-adi
1s
1s
feat(CMSIS, Other): Add MAX32672 SBT support in Zephyr Generate Register Files #1675: Issue comment #1597 (comment) created by ttmut
9s
9s
fix(BLE): Update libphy.a to solve encryption disconnect. Generate Register Files #1674: Issue comment #1580 (comment) created by ttmut
1s
1s
feat(Boards): Add support for the CTBGA version of the MAX32690 evaluation kit Generate Register Files #1673: Issue comment #1577 (comment) created by lorne-maxim
1s
1s
fix(PeriphDrivers): Adding AIN_TRIG_C for ADC in MAX32662 Generate Register Files #1672: Issue comment #1579 (comment) created by alexkupri-orion
1s
1s
feat(Boards): Add support for the CTBGA version of the MAX32690 evaluation kit Generate Register Files #1671: Issue comment #1577 (comment) created by lorne-maxim
1s
1s
feat(Boards): Add support for the CTBGA version of the MAX32690 evaluation kit Generate Register Files #1670: Issue comment #1577 (comment) created by lorne-maxim
1s
1s
fix(Build): Share multi core data 7800x when using RISCV_LOAD Generate Register Files #1669: Issue comment #1568 (comment) created by perkinsmg
10s
10s
fix(Build): Share multi core data 7800x when using RISCV_LOAD Generate Register Files #1668: Issue comment #1568 (comment) created by ttmut
11s
11s
fix(Other): UART DMA get channel. (MSDK-1395) Generate Register Files #1667: Issue comment #1557 (comment) created by ttmut
1s
1s
fix(Build): Share multi core data 7800x when using RISCV_LOAD Generate Register Files #1666: Issue comment #1568 (comment) created by ttmut
10s
10s
fix(Build): Share multi core data 7800x when using RISCV_LOAD Generate Register Files #1665: Issue comment #1568 (comment) created by perkinsmg
7s
7s
fix(Other): UART DMA get channel. (MSDK-1395) Generate Register Files #1664: Issue comment #1557 (comment) created by dnguye14-adi
1s
1s
Generate Register Files Generate Register Files #1663: created by dnguye14-adi
1s
1s
fix(PeriphDrivers): Fix clock speed configuration of SPI3 for MAX32650 Generate Register Files #1662: Issue comment #1566 (comment) created by lorne-maxim
1s
1s
fix(Other): UART DMA get channel. (MSDK-1395) Generate Register Files #1661: Issue comment #1557 (comment) created by ttmut
1s
1s
fix(PeriphDrivers): Fix clock speed configuration of SPI3 for MAX32650 Generate Register Files #1660: Issue comment #1566 (comment) created by ttmut
2s
2s
fix(PeriphDrivers): Fix clock speed configuration of SPI3 for MAX32650 Generate Register Files #1659: Issue comment #1566 (comment) created by lorne-maxim
1s
1s
fix(PeriphDrivers): Fix clock speed configuration of SPI3 for MAX32650 Generate Register Files #1658: Issue comment #1566 (comment) created by ttmut
2s
2s
fix(PeriphDrivers): Fix clock speed configuration of SPI3 for MAX32650 Generate Register Files #1657: Issue comment #1566 (comment) created by lorne-maxim
Skipped
Skipped
fix(Other): Enabled ICC with Zephyr on MAX32660, MAX32662, MAX32670, MAX32672, MAX32675, MAX78000, and MAX78002 Generate Register Files #1656: Issue comment #1570 (comment) created by rwiebe-adi
2s
2s
fix(Other): UART DMA get channel. (MSDK-1395) Generate Register Files #1655: Issue comment #1557 (comment) created by dnguye14-adi
1s
1s
Generate Register Files Generate Register Files #1654: created by dunguyen-silabs
1s
1s
fix(Build): Share multi core data 7800x when using RISCV_LOAD Generate Register Files #1653: Issue comment #1568 (comment) created by petejohanson-adi
2s
2s