Add cocotb system tests and sim server using testtarget - #259
Open
EmilioPeJu wants to merge 13 commits into
Open
Add cocotb system tests and sim server using testtarget#259EmilioPeJu wants to merge 13 commits into
EmilioPeJu wants to merge 13 commits into
Conversation
Codecov Report✅ All modified and coverable lines are covered by tests. Additional details and impacted files@@ Coverage Diff @@
## master #259 +/- ##
==========================================
+ Coverage 69.98% 71.72% +1.74%
==========================================
Files 20 20
Lines 1206 1206
==========================================
+ Hits 844 865 +21
+ Misses 362 341 -21 ☔ View full report in Codecov by Sentry. 🚀 New features to boost your workflow:
|
EmilioPeJu
force-pushed
the
system-tests
branch
3 times, most recently
from
December 9, 2025 19:28
af4e355 to
087729c
Compare
EmilioPeJu
changed the title
EmilioPeJu
force-pushed
the
system-tests
branch
from
December 11, 2025 19:32
087729c to
4c9a781
Compare
EmilioPeJu
changed the title
EmilioPeJu
force-pushed
the
system-tests
branch
9 times, most recently
from
December 18, 2025 17:41
e243efb to
5911669
Compare
EmilioPeJu
changed the title
EmilioPeJu
force-pushed
the
system-tests
branch
2 times, most recently
from
December 18, 2025 17:51
30c02de to
15cd7c2
Compare
EmilioPeJu
force-pushed
the
system-tests
branch
3 times, most recently
from
December 22, 2025 00:13
65a8b47 to
58c8baa
Compare
Now, the target can specify an empty io field and the no interface will be passed to soft_blocks, on top of that, interface_types will not be imported to allow simulator without VHDL interfaces support.
It contains the usual soft blocks and exposes the AXI ports so that the simulation scripts can control them. This will be used for simulation and could be used for system tests too.
This helps reduce the simulation time a bit.
This makes nvc simulator error.
Additionally, the cocotb timing tests have been changed to use the testtarget instead.
- The main loop alternates between simulating and receiving commands from socket. - Read and Write commands translate to a register read or write in the register axi interface. - Table command is handled by writing data to a region of the (simulated) memory and writing the table address and length registers accordingly. - PCAP interrupts are checked in every iteration, if detected, the next buffer is pushed and the data from the completed buffer is accumulated to return as a response to the D command.
- reuse trigger objects - avoid handling exception in every loop iteration - fix using the same pcap buffer always
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
All optimizations to the simulation server will be done in a separate PR.