Skip to content
View MaheedharBhamidipati's full-sized avatar

Block or report MaheedharBhamidipati

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. maheedhar_bhamidipati maheedhar_bhamidipati Public

  2. Artificial_Intelligence_Driven_Electronic_Design_Automation Artificial_Intelligence_Driven_Electronic_Design_Automation Public

    An AI-powered Electronic Design Automation (EDA) assistant that automates Verilog analysis, debugging, and simulation using a local LLM (Ollama) with a Flash-based backend pipeline.

    Python 1 1

  3. Hardware-Acceleration-of-Machine-Learning-Inference-on-FPGA-for-Binary-Image-Classification Hardware-Acceleration-of-Machine-Learning-Inference-on-FPGA-for-Binary-Image-Classification Public

    FPGA-based hardware acceleration of machine learning inference for efficient binary image classification using optimized digital architectures.

    SystemVerilog

  4. Design-and-Optimization-of-Low-Power-Adder-Architectures Design-and-Optimization-of-Low-Power-Adder-Architectures Public

    Design and optimization of low-power digital adder architectures to improve energy efficiency and performance in VLSI systems.