Skip to content

Latest commit

 

History

6 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 

Repository files navigation

# NOTE

I use Quartus II 13.0sp1 to code Verilog and ModelSim-Altera 10.1d for simulation.

About

Lab Project DE1 in Digital Circuit Coursework

Topics

Resources

Stars

2 stars

Watchers

1 watching

Forks

Releases

Packages

Contributors

Languages