Skip to content
View Ahmed-Sherif19's full-sized avatar
:atom:
:atom:

Highlights

  • Pro

Block or report Ahmed-Sherif19

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please donโ€™t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
Ahmed-Sherif19/README.md

Hi there, I'm Ahmed Sherif ๐Ÿ‘‹

Analog / Mixed-Signal IC Design Engineer & EDA Automation Enthusiast
Ex Analog Circuit Simulation QA Intern @ Siemens DISW | GP @ Pearl Semiconductor | Senior Electronics and Communication Systems Engineering Student ASU โ€™27 | ASU Racing Team | USAID Scholar

I am a Senior Electronics and Communication Engineering student at Ain Shams University with a strong passion for analog/mixed-signal IC design, physical verification, and EDA automation. I love combining classical circuit design with modern scripting and agentic AI workflows to build efficient, automated EDA solutions.

๐Ÿ› ๏ธ Skills & Technologies

  • IC Design & Layout: Analog IC Design, Mixed-Signal (PLLs, SerDes), Full-Custom Layout, Physical Verification (DRC/LVS/PEX)
  • EDA Tools: Cadence Virtuoso, Siemens EDA (Solido SPICE, Eldo, AFS, Calibre), Silvaco TCAD, Ngspice, QuestaSim
  • Programming & Scripting: Python, C/C++, MATLAB, Shell (Bash), TCL
  • Hardware Description: Verilog, Verilog-A
  • AI & Automation: Agentic AI Workflows (Claude Code, Cursor, Antigravity)

๐Ÿš€ Featured Projects

  • Analog Design Automation Tool: (Under Development) An open-source, AI-assisted framework automating $g_m/I_D$-based sizing, netlist generation, and Bayesian optimization with SPICE-in-the-loop. Supports 3 open-source PDKs (GF180MCU, SkyWater 130nm, IHP SG13G2) across multiple topologies including OTAs (Miller, Telescopic, Folded Cascode, Fully Differential), Power Management (LDO, BGR), and Oscillators.
  • Fully-Differential Telescopic Cascode OTA: High-gain OTA design, bias network synthesis, and pre-/post-layout simulation in TSMC 65nm.
  • 6T & 8T SRAM Memory Design & Layout: TSMC 65nm full-custom layout, DRC/LVS/PEX verification, and SNM stability analysis.
  • 4-bit Full-Custom ALU: Full-custom CMOS arithmetic logic unit in TSMC 65nm, spanning Verilog RTL, Vivado synthesis, Cadence Virtuoso transistor-level schematic, 1 GHz timing closure, and physical layout.
  • Electromagnetic Waves - Gaussian Beam Propagation: MATLAB simulation and visualization of Gaussian beam propagation and lens focusing using the Angular Spectrum Method (ASM).
  • Thermal & Statistical Physics Simulations: Interactive thermodynamic & statistical physics models with MATLAB GUI.
  • Label-Free Double-Gate TFET Biosensor: Designed and optimized advanced TFET biosensors using Silvaco TCAD.

๐Ÿ“ซ Let's Connect!

Pinned Loading

  1. Ahmed-Sherif19 Ahmed-Sherif19 Public

  2. Full_Custom_4bit_ALU Full_Custom_4bit_ALU Public

    Verilog

  3. Telescopic_Cascode Telescopic_Cascode Public