Skip to content

Latest commit

 

History

6 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 
 
 

Repository files navigation

SPI-Implementation

A design and a testbench of an SPI system consisting of both master and slave modules in verilog.

About

A design and a testbench of an SPI system consisting of both master and slave modules in verilog.

Topics

Resources

Stars

0 stars

Watchers

0 watching

Forks

Releases

Packages

Contributors

Languages