Skip to content

Actions: yrabbit/apicula

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
181 workflow runs
181 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Build examples using YoWASP Build examples using YoWASP #262: Scheduled
47s master
master
47s
Build examples using YoWASP Build examples using YoWASP #261: Scheduled
45s master
master
45s
Build examples using YoWASP Build examples using YoWASP #260: Scheduled
49s master
master
49s
Yosys v0.65 Chipdb builder #655: Commit f4a0b4a pushed by yrabbit
1d 0h 26m 46s master
master
1d 0h 26m 46s
Build examples using YoWASP Build examples using YoWASP #259: Scheduled
42s master
master
42s
Set CE mux for DFFs. Chipdb builder #654: Commit b2ef92a pushed by yrabbit
1d 0h 34m 30s master
master
1d 0h 34m 30s
Build examples using YoWASP Build examples using YoWASP #258: Scheduled
38s master
master
38s
Build examples using YoWASP Build examples using YoWASP #257: Scheduled
37s master
master
37s
Build examples using YoWASP Build examples using YoWASP #256: Scheduled
41s master
master
41s
Take into account the I/O used. Chipdb builder #653: Commit 0386e5a pushed by yrabbit
1d 0h 19m 47s master
master
1d 0h 19m 47s
Build examples using YoWASP Build examples using YoWASP #255: Scheduled
39s master
master
39s
Bump Yosys version Chipdb builder #652: Commit f6016ba pushed by yrabbit
1d 0h 18m 24s master
master
1d 0h 18m 24s
GW5A. Enable more CLKDIV2/CLKDIV Chipdb builder #651: Commit 2f8bb3d pushed by yrabbit
1d 0h 20m 38s master
master
1d 0h 20m 38s
Doc. Add CLKDIV and CLKDIV2 to the HCLK images Chipdb builder #650: Commit 4dd5b01 pushed by yrabbit
1d 0h 17m 59s master
master
1d 0h 17m 59s
Add CLKDIV + OSER10 + TLVDS example Chipdb builder #649: Commit d4aab2b pushed by yrabbit
1d 0h 18m 53s master
master
1d 0h 18m 53s
Doc. Add HCLK nodes - CLKDIV2 and CLKDIV Chipdb builder #648: Commit c34228d pushed by yrabbit
1d 0h 16m 11s master
master
1d 0h 16m 11s
Add CLKDIV + OSER10 + TLVDS example Chipdb builder #647: Commit d4aab2b pushed by yrabbit
1d 0h 15m 18s master
master
1d 0h 15m 18s
Update setup.py Chipdb builder #646: Commit fb3e138 pushed by yrabbit
1d 0h 15m 18s master
master
1d 0h 15m 18s
GW5A. Implement CLKDIV. Chipdb builder #645: Commit c4e512a pushed by yrabbit
1d 0h 15m 50s master
master
1d 0h 15m 50s
gowin_pack: fix PLLA _default_plla_inattrs integer type mismatch (#492) Chipdb builder #644: Commit 3f737fa pushed by yrabbit
1d 0h 15m 45s master
master
1d 0h 15m 45s
Build examples using YoWASP Build examples using YoWASP #254: Scheduled
37s master
master
37s
Build GW5A HCLK examples (#491) Chipdb builder #643: Commit 9e5f4b7 pushed by yrabbit
16m 15s master
master
16m 15s
GW5A. Implement HCLK system. (#490) Chipdb builder #642: Commit 73d94a3 pushed by yrabbit
1d 0h 16m 2s master
master
1d 0h 16m 2s
Merge pull request #489 from yrabbit/yrabbit-patch-1 Chipdb builder #641: Commit de875d4 pushed by yrabbit
1d 0h 16m 28s master
master
1d 0h 16m 28s
Build examples using YoWASP Build examples using YoWASP #253: Scheduled
43s master
master
43s