RISC-V model built in SystemVerilog
This is an implementation of the basic 64 bit RISC-V ISA. Project is still in its early stages as of now. ALU is mostly done and working on instruction functionality
This repository was archived by the owner on Jul 15, 2026. It is now read-only.