desvhdl/permutationFunction.vhd at master · deanchester/desvhdl · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
library ieee ;
	use ieee.std_logic_1164.all ;
	use ieee.numeric_std.all ;

entity permutationFunction is
  port (
	permIN : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
	permOUT : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
  ) ;
end entity ; -- permutationFunction

architecture arch of permutationFunction is

begin
	permOUT(31) <=   permIN(16);
	permOUT(30) <=   permIN(25);
	permOUT(29) <=   permIN(12);
	permOUT(28) <=   permIN(11);
	permOUT(27) <=   permIN(3);
	permOUT(26) <=   permIN(20);
	permOUT(25) <=   permIN(4);
	permOUT(24) <=   permIN(15);
	permOUT(23) <=   permIN(31);
	permOUT(22) <=   permIN(17);
	permOUT(21) <= permIN(9);
	permOUT(20) <= permIN(6);
	permOUT(19) <= permIN(27);
	permOUT(18) <= permIN(14);
	permOUT(17) <= permIN(1);
	permOUT(16) <= permIN(22);
	permOUT(15) <= permIN(30);
	permOUT(14) <= permIN(24);
	permOUT(13) <= permIN(8);
	permOUT(12) <= permIN(18);
	permOUT(11) <= permIN(0);
	permOUT(10) <= permIN(5);
	permOUT(9) <=  permIN(29);
	permOUT(8) <=  permIN(23);
	permOUT(7) <=  permIN(13);
	permOUT(6) <=  permIN(19);
	permOUT(5) <=  permIN(2);
	permOUT(4) <=  permIN(26);
	permOUT(3) <=  permIN(10);
	permOUT(2) <=  permIN(21);
	permOUT(1) <=  permIN(28);
	permOUT(0) <=  permIN(7);
end architecture ; -- arch