chisel-examples/Makefile at master · cgkiokas/chisel-examples · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
#
# Building Chisel examples without too much sbt/scala/... stuff
#
# sbt looks for default into a folder ./project and . for build.sdt and Build.scala
# sbt creates per default a ./target folder

SBT = sbt


# Generate Verilog code

alu:
	$(SBT) "runMain simple.AluMain"

knight:
	$(SBT) "runMain simple.KnightMain"

uart:
	$(SBT) "runMain uart.UartMain"


# Generate the C++ simulation and run the tests

alu-test:
	$(SBT) "test:runMain simple.AluTester"

counter-test:
	$(SBT) "test:runMain simple.CounterTester"

knight-test:
	$(SBT) "test:runMain simple.KnightTester"

fifo-test:
	$(SBT) "test:runMain simple.FifoTester"

fifo-view:
	gtkwave generated/simple.FifoTester823761309/BubbleFifo.vcd --save=bubble.gtkw

fifo: fifo-test fifo-view