You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
Repository navigation
[CUTLASS C++] Possible SM121 sparse GEMM unit-test CMake coverage gap
#3591
I reproduced what looks like a CMake coverage gap on main at 59e3a333. With CUTLASS_ENABLE_TESTS=ON and CUTLASS_NVCC_ARCHS=121a, the neighboring dense SM120 gate generates its aggregate target, but the sparse and blockscaled-sparse gates do not.
The two sparse gates currently match only 120a. All 15 .cu files in those directories guard their test definitions with CUTLASS_ARCH_MMA_SM120_SUPPORTED || CUTLASS_ARCH_MMA_SM121_SUPPORTED, and Example 80 already enables its sparse GEMMs for 120a|121a.
As additional evidence, merged PR #3427 reports building cutlass_test_unit_gemm_device_sm120_bssp_general with CUTLASS_NVCC_ARCHS=120a;121a and passing 7/7 tests on GB10.
Proposed scope
I can prepare a focused PR that adds 121a to these two gates, then build and run every newly generated target on my GB10 (compute capability 12.1) with CUDA 13.0.88.
Is this coverage difference intentional? If not, is anyone already working on it?
reacted with thumbs up emoji reacted with thumbs down emoji reacted with laugh emoji reacted with hooray emoji reacted with confused emoji reacted with heart emoji reacted with rocket emoji reacted with eyes emoji
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
I reproduced what looks like a CMake coverage gap on
mainat59e3a333. WithCUTLASS_ENABLE_TESTS=ONandCUTLASS_NVCC_ARCHS=121a, the neighboring dense SM120 gate generates its aggregate target, but the sparse and blockscaled-sparse gates do not.Reproduction
The only matching aggregate target is:
Why this looks unintentional
The two sparse gates currently match only
120a. All 15.cufiles in those directories guard their test definitions withCUTLASS_ARCH_MMA_SM120_SUPPORTED || CUTLASS_ARCH_MMA_SM121_SUPPORTED, and Example 80 already enables its sparse GEMMs for120a|121a.As additional evidence, merged PR #3427 reports building
cutlass_test_unit_gemm_device_sm120_bssp_generalwithCUTLASS_NVCC_ARCHS=120a;121aand passing 7/7 tests on GB10.Proposed scope
I can prepare a focused PR that adds
121ato these two gates, then build and run every newly generated target on my GB10 (compute capability 12.1) with CUDA 13.0.88.Is this coverage difference intentional? If not, is anyone already working on it?
All reactions