From a verilog module: - synthesis of the module -> spice netlist - create symbol for ltspice/cadence -> mix mode simulation
From a verilog module: