FPGA-camera-inverse-perspective-mapping/clock_enable_tb.v at master · Clockfix/FPGA-camera-inverse-perspective-mapping · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
`include "clock_enable_param.v"

module clock_enable_tb();

reg clk = 1'b0;
wire enable0;
wire enable1;
wire enable2;
wire enable3;

always #1 clk <= ~clk;

  initial
  begin
    #100;
    $finish();
  end

  initial
  begin
    $display(" ");
    $display("----------------------------------------------");
    $display("          Starting Testbench...");
    $dumpfile("wave.vcd");
    $dumpvars(0);
    $display("----------------------------------------------");
    $display(" ");
  end

clock_enable_param test_unit0(
    .clk(clk),
    .enable(enable0)
);

clock_enable_param #(
    .WAIT(2),
    .WIDTH(4)
   ) test_unit1(
    .clk(clk),
    .enable(enable1)
);

clock_enable_param #(
    .WAIT(3),
    .WIDTH(8)
   )test_unit2(
    .clk(clk),
    .enable(enable2)
);

clock_enable_param #(
    .WAIT(9),
    .WIDTH(8)
   )test_unit3(
    .clk(clk),
    .enable(enable3)
);


endmodule